Form PTC (Rev. 2-32	1449	U.S. Department of Patent and Tradema mation Disclosure St (Use several sheet	Commerd rk Office	FEB 1 4 2005	IMPJ-00		Serial No. 10/814,867	,	
	Infor	mation Disclosure St	atement by A	PHENEMARK	Applicar	it: Frederic Be	rnard et al.		
		(Use several sheet	s if necessary)		Filed: M	Iarch 30, 2004	Group: 28	16	
					4				
Init.		Document No.	Date	J.S. Patent Documen Name	ts	Class	Subclass	Filing	Date
	A	2003/0206437	11/6/2003	Diorio et al.		365	185.03		
MT	B	2004/0004861	1/5/2004	Srinivas et al.		365	185.21		
MT		2004/0021166	2/5/2004	Hyde et al.		257			
MT	D	2004/0037127	2/26/2004	Lindhorst et al.			202		
	E	2004/0052113	3/18/2004	Diorio et al.		365 365			
MT	F	4,935,702	6/19/1990	Mead et al.			185.2		
MT	G	5,068,622	11/26/1991	Mead et al.		330			
MT	H	5,438,542	8/1/1995	Atsumi et al.		330	253		
MT	I	5,736,764	4/17/1998	Chang.		365	182		
MT	,	5,777,926	7/7/1998	Trinh et al.		257	318		
MT		5,801,994	9/1/1998	Chang et al.		365	185.19		
MT	L	5,841,165	11/24/1998	Chang et al.		365	185.29		
MT	M	5,901,084	5/4/1999	Ohnakado		257	318		
MT	N	5,912,842	6/15/1999	Chang et al.		365	185.18		
MT	0	5,966,329	10/12/1999	Hsu et al.		365	185.11		
MT	P	5,982,669	11/6/1999	Kalnitsky et al.		365	185.18		
MT			4/25/2000	Kalnitsky et al.	-,	365	185.28		
MT	Q	6,055,185	10/24/2000	Bergemont et al.		365	185.18		
MT	R	6,137,723	5/7/2002			365	185.18		
MT	S	6,384,451	3/1/2002	Caywood		257	32		
				Foreign Documents					
Init.		Document No.	Date	Country		Class	Subclass	Yes	Islation No
mu.		Document 140.	Date	County		Class	Succiass	103	110
		Other Deer	monts (Indiv	ding Author, Title, D	ata Barti	nont Pages et	·		
hos. ALT	T			Partial International S				1792, d	ate of
MT		mailing April 22, 20	04.						_
MT	U			mization of High-Volum Integrated Circuits				Standa	rd 5 V
	v			Generation in MNOS				d Volta	ge
MT		Multiplier Techniqu	e", IEEE Journ	nal of Solid-State Circ	uits, VOL	. SC-11, No. 3	, June 1976, p	o. 374-3	378.
MT	W			eling of On-Chip High tate Circuits, VOL. 24				EEPR	MC
Examiner	ے	mylagl	~			Date Conside			
Examiner:	Initia	al if citation considered	d, whether or r	ot citation is in confo	rmance w	ith MPEP 609		ough cit	ation
		nance and not consider						٠٠٠ ــــ	

Rev. 2-	(0) 49 32)	U.S. Department of Patent and Tradem		·	Atty. Docket No. Serial No. 10/814,867					
	Info	rmation Disclosure	Statement by	Applicant	Applicant: Christopher J. I	Diorio et al.				
		(Use several she			Filed: March 30, 2004	Group: 2816				
				U.S. Patent Doc	uments					
Init.		Document No.	Date	Name	Class	Subclass	Filing	Date		
							- 			
ļ <u>.</u>										
	-						-			
			_							
	<u>. </u>			_			-			
	 -						_			
.			1	Foreign Docur	mente					
				Foreign Docur			· Tran	ıslation		
Init.		Document No.	Date	Country	Class	Subclass	Yes	No		
		<u> </u>						<u> </u>		
		Other Do	cuments (Inc	luding Author, Ti	tle, Date, Pertinent F	ages, etc.)				
4.5-	Α				sing Floating-Gate An	alog MOS Memory"	, IEEE Jo	ournal		
MT	В				575, December 1989. cation No. PCT/US03	/31792, date mailed	April 2, 2	2004.		
	+						1			
		A						•		
Examin	er C	mylhang	h		Date	Considered				
Examin					conformance with MP			tation		

Form I (Rev. 2	_	U.S. Patent and Trade	of Commerce mark Office	-	IMPJ-		Serial 10/814	,867	
	In	formation Disclosure	Statement hy	Annlicant	Applic	ant: Freder	ic Bernard et a	1.	
			eets if necessary		Filed:	March 30,2	004 Group: U	nassigned 2816	
Init.	U.S. Patent Do				ments	Class	Subclass	Filin	g Date
MT	A	6,320,788	11/20/2001	Sansbury et al.	····	365	185.1		2000
			_						
						_			
		<u> </u>				_			
		<u> </u>	 						
				<u> </u>					
								_	
			<u> </u>				 		
				Parity Day	4-				
				Foreign Docum	ents			Tr	anslation
Init.		Document No.	Date	Country		Class	Subclass	Yes	No
									1
·		Other D	ocuments (Incl	uding Author, Titl	e, Date, Pe	ertinent Pag	es, etc.)		
							 -		
	_							···. =	
							<u> </u>		
	\dashv							·	
	\top	_							
Exami	ner	my/ha	7/2		.	Date Co	nsidered	05	
		itial if citation considerance and not consider					609; Draw line	through c	itation if

Form PTO 1449 Atty. I							Serial No.:						
(Rev. 2-32) U.S. Department of Commerce IMP. Patent and Trademark Office						031 Unassigned 10/8/4, 867							
						nt: Frederi	c Rer			· · · ·			
	Information Disclosure Statement by Applicant						Applicant: Frederic Bernard et al.						
					Filed: Herewith Group: Unassigned 2816								
<u> </u>	(Use several sheets if necessary)						3/30/04 28/6						
		•		U.S. Patent Docume	nts								
Init.		Document No.	Date	Name ·		Class	1	Subclass	Filing	g Date			
MT	Α	5,761,121	6/2/1998	Chang		365		185.14	10/31	/1996			
MT	В	5,825,063	10/20/1998	Diorio et al.		257		316	7/26/	1996			
MT	С	5,875,126	2/23/1999	Minch et al.		365		185.01	9/26/	1996			
MT	D	5,898,613	4/27/1999	Diorio et al.		365		185.03	6/25/	1997			
MT	E	5,914,894	6/22/1999	Diorio et al.		365		185.03	6/1/1	998			
MT	F	5,986,927	11/16/1999	Minch et al.		365		185.01	11/10	/1998			
MT	G	5,990,512	11/23/1999	Diorio et al.		257		314	4/22/	1997			
MT	H	6,125,053	9/26/2000	Diorio et al.		365		185.03	11/30	/1998			
MT	I	6,144,581	11/7/2000	Diorio et al.		365		185.03	11/30	/1998			
MT	J	6,222,765	4/24/2001	Nojima		365		185.08	2/18/	2000			
MT	K	6,452,835	9/17/2002	Diorio et al.		365		185.03	10/27	/2000			
MT	L	6,477,103	11/5/2002	Nguyen et al.		365	1	225.7	9/21/	2001			
MT	M	6,661,278	12/9/2003	Gilliland		327	1	536	7/8/2	002			
MT	N	6,664,909	12/16/2003	Hyde et al.		341		144	8/13/	2001			
				Foreign Document	s				Т-	anslation			
Init.		Document No.	Date	Country		Class Subclass			Yes	No			
				,						-			
			 		····			-		+			
			1		···		<u> </u>			+			
		Other De	ocuments (Inclu	l iding Author, Title, l	Date. Per	inent Page	s. etc		·				
	0	Raszka, Jaroslav, e		•	-	_	-	-	MOS Logic	_ 			
MT		Process", IEEE 200	04 International	Solid-State Circuits C	onference	, February	16, 20	004, pp. 4	16-47.				
		<u> </u>								•			
		<u> </u>											
Examin	er	my/m	aglon			Date Con	sidere	d 10/	14/05	-			
		tial if citation conside								tation if			
not in c	not in conformance and not considered. Include a copy of this form with the next communication to applicant.												

Form PTO 1449						Atty. Docket No. Serial No.:						
(Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office						IMPJ-0031 Unassigned 10/81486						
	Int	formation Disclosure		Annlicant	Applicat	nt: Frederi	c Ber	nard et al.				
		(Use several sh	Filed: Herewith Group: Unassigned 2816									
	-	(030 30 / c/a/ 5//	cots if necessary,	<u>/</u>		[~~[./						
• •				U.S. Patent Docume	nts	Lou	- 1 7					
Init.		Document No.	Date	Name	_	Class		Subclass		g Date		
	P	2003/0206437	11/6/2003	Diorio et al.		365		185.03		2002		
	Q_	2004/0004861	1/8/2004	Srinivas et al.		365		185.21		2002		
	R-	2004/002/1166	2/5/2004	Hyde et al.		257		314		/2003		
	-S	2004/0037127	2/26/2004	Lindhorst et al.		365		202	5/12	/2003		
	T	2004/0052113	3/18/2004	Digrio et al.		-365		185.21	9/16	/2002 —		
-			Just									
			0									
	f				-							
					-	•	_		- 			
			+									
		<u> </u>	+									
									+			
	<u></u>											
				Foreign Document	s							
				i oreign Document	<u></u>				T	ranslation		
Init.		Document No.	Date	Country	-	Class	Sub	class	Yes	No		
								İ				
		- 	 							† 1		
			 							 		
		Other D	ocuments (Inclu	l Iding Author, Title, l	Date, Pert	inent Page	s, etc	.)				
							~, v.e.	•,				
				,								
			,					_				
-												
						· · · · · · · · · · · · · · · · · ·						
		1		•								
Exami	ner C	my/brag	livi			Date Con	sidere	13/0	5			
Exami	ner: In	itial if citation conside	ered, whether or i	not citation is in confo	rmance w	ith MPEP (509; D	raw line t	hrough c	itation if		
		nance and not conside							_			